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Abstract 
A second-order compensated bandgap reference (BGR) based on a temperature dependent resistor ratio was proposed, 
and the temperature characteristic of the BGR was optimized. A simulation based on NEC 2 m BiCMOS process 
library shows that a temperature coefficient (TC) of 7.14 ppm/oC with a range from 50 to 130 oC and a reference 
output of 1.167V at 25 oC and 5V power supply were obtained. The power supply rejection ratio (PSRR) was 92 dB 
at low frequency in this circuit With power supply varying between from 3 to 12 V, the variation of the reference 
output was less than 2.4 mV. 
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1. Introduction 
The reference voltage is required to be stabilized over supply voltage and temperature variations.Since 
introduced by Widlar[1], the BGR has been used extensively to make on-chip voltage references in A/D 
and D/A converters, voltage regulators, and measurement systems for their high accuracy and temperature 
independence. However, the BGR after a first-order temperature compensation[2], which exhibits a 
temperature coefficient(TC) typically between 20 and 100 ppm/oC for a temperature range of -55 to 
125°C [3-4], has a limitation to improve its TC due to the nonlinear TC in base-emitter voltage of the 
bipolar junction transistor (BJT) used in the BGR. In order to overcome this drawback, a variety of multi-
order temperature compensation methods have been developed, such as quadratic temperature 
compensation[5-6], resistor with opposite TC[7], exponential temperature compensation[8], piecewise 
linear curvature correction[9-10], and generating a nonlinear current to compensate the nonlinear VBE of 
BJT [11]. Due to these techniques, the temperature stability of the BGRs has been optimized obliviously. 
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The above BGR structures, however, require precision matching of current mirror or complex 
compensation circuit, and all these take up a large area of chips. In this paper, a curvature compensated 
BGR based on temperature dependent resistor ratio was proposed by using a high TC well-resistor to 
implement  the 2nd-order temperature compensation. This BGR could provide a reference voltage of 
1.167V in the temperature range from -50 oC to 130 oC and take up a small area in chip with a relatively 
simple structure .  
2. Principle of First-Order Compensated BGR 
Conventionally, the BGR voltage is a weighted sum of a negative TC voltage and a positive TC 
voltage. One is the base-emitter voltage VBE of the forward biased BJT with a TC of about -1.8 mV/oC, 
which can be expressed as 
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where Vg0 is the bandgap voltage of Silicon at 0 K, m is a temperature constant related to the process, 
k is Boltzmann’s constant, q is the charge of an electron, and T0 is the reference temperature VBE0 is 
VBE at reference temperature[12]. Therefore, VBE is a complex function of T, including a higher order 
term such as TlnT. The other term is from thermal voltage VT (VT =kT/q), which is proportional to the 
absolute temperature (PTAT) and a full linear function of T, and VT has a positive TC about +0.086 
mV/oC. Therefore, the first-order temperature compensated BGR is a weighted sum of VBE and VT. 
As we know, two BJTs operate at different current densities, and then the difference between their 
base-emitter voltages is PTAT [1]. Two BJTs forward-biased with an emitter junction area ratio of n are 
biased at identical collector currents IC I0, and the base currents is neglected. Then we have 
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where A and JS are the emitter area and saturation current density, respectively [13] Thus, VBE  
exhibits a positive TC, 
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In order to obtain a larger positive TC voltage, VBE must be scaled up by a weighted factor. We set 
this factor to be a ratio of two resistors, i.e., R1/R2, and then the value of BGR is 
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In order to obtain a nominally zero TC of the BGR, we have to change the value of R1/R2 to adjust the 
position of the zero TC point and get different values of the BGR voltage Vref. From Eq.(1), VBE as the 
function of T includes the non-linear term TlnT, and the first-order compensation can only cancel the 
linear term about T in VBE. Therefore, even in the optimal first-order compensation the linear term in 
 Wei Kui and Jianyang Zhou /  Physics Procedia  33 ( 2012 )  1849 – 1855 1851
VBE is fully cancelled. Then, we have 
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Eq.(6) shows that the output of Vref will descend with temperature, and this is an inherent drawback. 
Therefore, it is difficult to enhance the temperature stability of the first-order compensated BGR in large 
scale. 
Wherever Times is specified, Times Roman or Times New Roman may be used. If neither is available 
on your word processor, please use the font closest in appearance to Times. Avoid using bit-mapped fonts 
if possible. True-Type 1 or Open Type fonts are preferred. Please embed symbol fonts, as well, for math, 
etc. 
3. Proposed BGR with Temperature Compensation  
The whole schematic of BGR proposed in this paper is shown in Fig.1. 
3.1 BGR generated 
Q1 and Q2 have an emitter area ratio of 10. We can obtain VBE from their bases, across R1, then 
produces a PTAT current flowing through R2, R3 (R2= R3), R4, and R7. Here R2, R3 , and R4 are thin 
film resistors with low TC, and they almost behave temperature independent, while  R7  is a well diffused 
resistor with a high TC up to 6500 ppm/oC. The voltage drop across R3 and R4 plus VBE1 make up of 
Vref:   
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3.2 Mirror current source 
M1-M3 and M8-M10 make up of a current mirror (shown in Fig.1). It makes the collector currents of 
Q3 and Q4 accurately equal, and thereby makes the voltages at node X and Y accurately equal and keep 
the currents across R2 and R3 equal. The drain-source voltages(VDS) of M1 to M3, and M8 to M10 vary 
with power supply in a range from 3 to 12 V, but their gate-source voltages (VGS) keep constant, so do 
the currents across R2 and R3 . This enhances the power supply independence of the BGR’s output  and 
M4 and M5 can stabilize the output of the BGR. 
3.3 Start up circuit 
Q6, Q7, M6, M7, and R6 make up of the start up circuit (shown in Fig.1). Along with the increasing of 
the power supply VDD Q6, Q7, M6, and M7 will be in operation. Since the initial potential of node B is 
low enough, Q5 will be turned on. Then Q5 will immit a small current into nodes A and B, respectively, 
to make the current mirror and BGR generated circuit turn on. As a result, the whole circuit turns on.  
3.4 Temperature compensation 
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As mentioned before, R7 is a temperature dependent resistor and its nominal values are modulated by 
temperature deviations from 25oC: 
              007 1 RTTR                                         (8) 
where  is the first-order TC of R7, T0 =25 oC, and R0 is the value of R7 at 25 oC.  
The polynomial expansion of the term TlnT is approximate with a T2 term. When a non-linear resistor 
with a positive TC is multiplied into a voltage by a PTAT current, the result is a function of T containing 
T2 term. Thereby, cancelation of TlnT in VBE is achieved by adding a PTAT resistance in series with tail 
resistor R4 to generate T2 term. 
The generated T2 term will reduce the value of 
BEV
T  increasing along with temperature, which is 
caused by the nonlinear TlnT term in VBE, thus, the descendant trend of Vref is suppressed and this 
bends the right-hand side bow upward. 
 
Fig.1 Complete schematic of the proposed BGR 
4. Simulation Result 
The temperature behavior of the BGR output without curvature corrected (R7 is also a thin film resistor) 
is shown in Fig.2. The effective TC is about 40.46 ppm/ oC.  
The temperature behavior of the BGR output with curvature corrected is shown in Fig.3. The curve 
compensated bends the right-hand side bow upward at about 80oC, and the effective TC is obviously 
improved (only7.14ppm/oC), compared with the BGR without curvature compensation.  
The relations between BGR output Vref and power supply VDD is shown in Fig.4. One can see that 
the output of the BGR has a variation less than 2.4 mV with VDD in the range from 3 to 12 V. 
Fig.5 shows the power supply rejection ratio (PSRR) characteristic of the BGR output with a frequency 
range from 10 mHz to 1GHz. The PSRR is about 92 dB in low frequency and not less than 40 dB even in 
high frequency.  
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Fig.2  BGR output (without curvature corrected) vs. temperature(oC) 
 
Fig.3  BGR ourput (with curvature corrected) vs. temperature(oC) 
 
Fig.4 BGR output  vs. Power supply VDD (V) 
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Fig.5 BGR output PSRR vs. frequency 
5. Conclusion 
A curvature compensated BGR based on temperature dependent resistor ratio is proposed in this paper. 
This BGR provides a reference voltage of 1.167 V with the temperature range from -50oC to 130 oC. The 
effective TC of the temperature behavior of the BGR output  without curvature the BGR circuit is 7.14 
ppm/oC at 5V power supply. The variation in the output voltage of the BGR is less than 2.4 mV with a 
power supply range from 3 to 12V. The PSRR of BGR proposed is about 92 dB in low frequency and not 
less than 40dB even in high frequency with a frequency range from 10 mHz to 1GHz.  
The BGR proposed in this paper has a similar temperature range to that in [7]. The performance of 
about 2 ppm/oC can be simulated in theory, but the real circuit devices in different process library limit 
the actual performance of BGR to about 7 ppm/oC in this paper and makes the simulation result is inferior 
to the TC of 5.3 ppm/oC in [7]. However, the BGR circuit in this paper has a relatively simple structure 
and takes up smaller area of chips than the one in [7]. The only disadvantage is that the cost of high 
resistive ploy resistor used in compensation is relatively higher. 
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